<?xml version="1.0" encoding="ISO-8859-1"?><article xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
<front>
<journal-meta>
<journal-id>2222-145X</journal-id>
<journal-title><![CDATA[Reportes científicos de la FACEN]]></journal-title>
<abbrev-journal-title><![CDATA[Rep. cient. FACEN]]></abbrev-journal-title>
<issn>2222-145X</issn>
<publisher>
<publisher-name><![CDATA[Facultad de Ciencias Exactas y Naturales]]></publisher-name>
</publisher>
</journal-meta>
<article-meta>
<article-id>S2222-145X2019000100010</article-id>
<article-id pub-id-type="doi">10.18004/rcfacen.2019.10.1.10</article-id>
<title-group>
<article-title xml:lang="es"><![CDATA[Control de procesos industriales utilizando hardware reconfigurable]]></article-title>
<article-title xml:lang="en"><![CDATA[Control of industrial processes using reconfigurable hardware]]></article-title>
</title-group>
<contrib-group>
<contrib contrib-type="author">
<name>
<surname><![CDATA[Fernández]]></surname>
<given-names><![CDATA[Federico]]></given-names>
</name>
<xref ref-type="aff" rid="Aff"/>
</contrib>
<contrib contrib-type="author">
<name>
<surname><![CDATA[Fabero]]></surname>
<given-names><![CDATA[Juan Carlos]]></given-names>
</name>
<xref ref-type="aff" rid="Aff"/>
</contrib>
<contrib contrib-type="author">
<name>
<surname><![CDATA[Mecha López]]></surname>
<given-names><![CDATA[Hortensia]]></given-names>
</name>
<xref ref-type="aff" rid="Aff"/>
</contrib>
</contrib-group>
<aff id="Af1">
<institution><![CDATA[,Universidad Nacional de Asunción Facultad Politécnica Departamento de Investigación y Postgrado]]></institution>
<addr-line><![CDATA[San Lorenzo ]]></addr-line>
<country>Paraguay</country>
</aff>
<aff id="Af2">
<institution><![CDATA[,Universidad Complutense de Madrid Facultad de Informática ]]></institution>
<addr-line><![CDATA[ ]]></addr-line>
<country>Spain</country>
</aff>
<pub-date pub-type="pub">
<day>00</day>
<month>06</month>
<year>2019</year>
</pub-date>
<pub-date pub-type="epub">
<day>00</day>
<month>06</month>
<year>2019</year>
</pub-date>
<volume>10</volume>
<numero>1</numero>
<fpage>10</fpage>
<lpage>16</lpage>
<copyright-statement/>
<copyright-year/>
<self-uri xlink:href="http://scielo.iics.una.py/scielo.php?script=sci_arttext&amp;pid=S2222-145X2019000100010&amp;lng=en&amp;nrm=iso"></self-uri><self-uri xlink:href="http://scielo.iics.una.py/scielo.php?script=sci_abstract&amp;pid=S2222-145X2019000100010&amp;lng=en&amp;nrm=iso"></self-uri><self-uri xlink:href="http://scielo.iics.una.py/scielo.php?script=sci_pdf&amp;pid=S2222-145X2019000100010&amp;lng=en&amp;nrm=iso"></self-uri><abstract abstract-type="short" xml:lang="es"><p><![CDATA[Resumen: La realización de proyectos de automatización de procesos industriales es, desde el punto de vista del hardware y software, cada vez más complejo y sofisticado, dado que su implementación exige capacidad de cálculo; presentación grafica; protocolos de comunicación, tanto con el exterior, con el punto donde se encuentra el proceso controlado, entre los distintos módulos componentes del sistema de control distribuido encargado de monitorizar las señales procedentes de los sensores, y modificar las variables del proceso controlado mediante actuadores. En este trabajo presentamos un sistema de control automático de procesos en tiempo real, aplicando hardware reconfigurable. Esta tecnología se presenta como una alternativa a los controladores lógicos programables (PLC), utilizados tradicionalmente en la industria, debido a su costo cada vez menor, capacidad de procesamiento paralelo, que permite mayor velocidad de proceso, capacidad de comunicación y presentación gráfica. Pero por sobre todo, el aspecto que hace diferente a las FPGAs con respecto a otras tecnologías es la capacidad de reconfiguración dinámica, ventaja que le permite que en caso de avería del controlador se pueda reconfigurar para impedir la parada del proceso controlado, factor muy importante para evitar daños y pérdidas económicas.]]></p></abstract>
<abstract abstract-type="short" xml:lang="en"><p><![CDATA[Abstract: Performing projects for automation of industrial process is, in terms of software and hardware, increasingly complex and sophisticated, as their implementation requires calculation capacity; graphic presentation; communication protocols, both with the outside, with the point where the controlled process is located, between the different component modules of the distributed control system in charge of monitoring the signals coming from the sensors, and modifying the variables of the controlled process by means of actuators. In this paper we present an automatic process control system in real time, applying reconfigurable hardware. This technology is presented as an alternative to programmable logic controllers (PLCs), traditionally used in the industry, due to its increasingly low cost, parallel processing capacity, which allows greater process speed, communication capacity and graphic presentation. But above all, the aspect that makes FPGAs different from other technologies is the dynamic reconfiguration capability, an advantage that allows it to be reconfigured in case of a failure of the controller, in order to prevent a controlled process to be stopped, a very important factor to avoid damages and economic losses.]]></p></abstract>
<kwd-group>
<kwd lng="es"><![CDATA[FPGA]]></kwd>
<kwd lng="es"><![CDATA[PLC]]></kwd>
<kwd lng="es"><![CDATA[reconfiguración parcial]]></kwd>
<kwd lng="es"><![CDATA[tiempo real]]></kwd>
<kwd lng="en"><![CDATA[FPGA]]></kwd>
<kwd lng="en"><![CDATA[PLC]]></kwd>
<kwd lng="en"><![CDATA[partial reconfiguration]]></kwd>
<kwd lng="en"><![CDATA[real time]]></kwd>
</kwd-group>
</article-meta>
</front><back>
<ref-list>
<ref id="B1">
<nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Berrojo]]></surname>
<given-names><![CDATA[L.]]></given-names>
</name>
<name>
<surname><![CDATA[Corno]]></surname>
<given-names><![CDATA[F.]]></given-names>
</name>
<name>
<surname><![CDATA[Entrena]]></surname>
<given-names><![CDATA[L.]]></given-names>
</name>
<name>
<surname><![CDATA[González]]></surname>
<given-names><![CDATA[I.]]></given-names>
</name>
<name>
<surname><![CDATA[López]]></surname>
<given-names><![CDATA[C.]]></given-names>
</name>
<name>
<surname><![CDATA[Sonza-Reorda]]></surname>
<given-names><![CDATA[M.]]></given-names>
</name>
<name>
<surname><![CDATA[Squillero]]></surname>
<given-names><![CDATA[G.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[An industrial environment for high-level fault-tolerant structures insertion and validation.]]></article-title>
<source><![CDATA[Proceedings of the 20th IEEE VLSI Test Symposium]]></source>
<year>2002</year>
<volume>1</volume>
<page-range>229-36</page-range></nlm-citation>
</ref>
<ref id="B2">
<nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Chmiel]]></surname>
<given-names><![CDATA[M.]]></given-names>
</name>
<name>
<surname><![CDATA[Kulisz]]></surname>
<given-names><![CDATA[J.]]></given-names>
</name>
<name>
<surname><![CDATA[Czerwinski]]></surname>
<given-names><![CDATA[R.]]></given-names>
</name>
<name>
<surname><![CDATA[Krzyzyk]]></surname>
<given-names><![CDATA[A.]]></given-names>
</name>
<name>
<surname><![CDATA[Rosol]]></surname>
<given-names><![CDATA[M.]]></given-names>
</name>
<name>
<surname><![CDATA[Smolarek]]></surname>
<given-names><![CDATA[P.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[An IEC 61131-3-based PLC implemented by means of an FPGA.]]></article-title>
<source><![CDATA[Microprocessors and Microsystems]]></source>
<year>2016</year>
<volume>44</volume>
<page-range>28-37</page-range></nlm-citation>
</ref>
<ref id="B3">
<nlm-citation citation-type="">
<collab>Digilent</collab>
<source><![CDATA[Nexys 4&#8482; FPGA Board Reference Manual.]]></source>
<year>2016</year>
</nlm-citation>
</ref>
<ref id="B4">
<nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Economakos]]></surname>
<given-names><![CDATA[C.]]></given-names>
</name>
<name>
<surname><![CDATA[Economakos]]></surname>
<given-names><![CDATA[G.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[An architectural exploration framework for efficient FPGA implementation of PLC programs.]]></article-title>
<source><![CDATA[2009 17th Mediterranean Conference on Control and Automation]]></source>
<year>2009</year>
<volume>1</volume>
<page-range>1172-7</page-range></nlm-citation>
</ref>
<ref id="B5">
<nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Economakos]]></surname>
<given-names><![CDATA[C.E.]]></given-names>
</name>
<name>
<surname><![CDATA[Skarpetis]]></surname>
<given-names><![CDATA[M.G.]]></given-names>
</name>
<name>
<surname><![CDATA[Economakos]]></surname>
<given-names><![CDATA[G.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[Program-based and model-based PLC design environment for multicore FPGA architectures.]]></article-title>
<source><![CDATA[2014 11th International Conference on Informatics in Control, Automation and Robotics (ICINCO)]]></source>
<year>2014</year>
<volume>1</volume>
<page-range>726-33</page-range></nlm-citation>
</ref>
<ref id="B6">
<nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Fernández]]></surname>
<given-names><![CDATA[F.]]></given-names>
</name>
<name>
<surname><![CDATA[Fabero]]></surname>
<given-names><![CDATA[J.C.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[Allocation algorithms for dynamic partial reconfiguration on reconfigurable hardware.]]></article-title>
<source><![CDATA[3rd Conference of Computational Interdisciplinary Sciences]]></source>
<year>2014</year>
<volume>1</volume>
<page-range>402 404.</page-range></nlm-citation>
</ref>
<ref id="B7">
<nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Gawali]]></surname>
<given-names><![CDATA[D.]]></given-names>
</name>
<name>
<surname><![CDATA[Sharma]]></surname>
<given-names><![CDATA[V.K.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[FPGA Based Micro-PLC Design Approach.]]></article-title>
<source><![CDATA[2009 International Conference on Advances in Computing, Control, and Telecommunication Technologies]]></source>
<year>2009</year>
<volume>1</volume>
<page-range>660-663.</page-range></nlm-citation>
</ref>
<ref id="B8">
<nlm-citation citation-type="">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Mecafenix]]></surname>
<given-names><![CDATA[F.]]></given-names>
</name>
</person-group>
<source><![CDATA[Lenguajes para programación de plc. Ingeniería Mecafenix.]]></source>
<year>2019</year>
</nlm-citation>
</ref>
<ref id="B9">
<nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Milik]]></surname>
<given-names><![CDATA[A.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[On Ladder Diagrams Compilation and Synthesis to FPGA Implemented Reconfigurable Logic Controller.]]></article-title>
<source><![CDATA[Advances in Electrical and Electronic Engineering]]></source>
<year>2014</year>
<volume>12</volume>
<numero>5</numero>
<issue>5</issue>
<page-range>443-451.</page-range></nlm-citation>
</ref>
<ref id="B10">
<nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Patel]]></surname>
<given-names><![CDATA[D.]]></given-names>
</name>
<name>
<surname><![CDATA[Bhatt]]></surname>
<given-names><![CDATA[J.]]></given-names>
</name>
<name>
<surname><![CDATA[Trivedi]]></surname>
<given-names><![CDATA[S.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[Programmable logic controller performance enhancement by field programmable gate array based design.]]></article-title>
<source><![CDATA[ISA Transactions]]></source>
<year>2015</year>
<volume>54</volume>
<page-range>156-68</page-range></nlm-citation>
</ref>
<ref id="B11">
<nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Radulovic]]></surname>
<given-names><![CDATA[M.I.]]></given-names>
</name>
<name>
<surname><![CDATA[Celebic]]></surname>
<given-names><![CDATA[V.V.]]></given-names>
</name>
<name>
<surname><![CDATA[Kabovic]]></surname>
<given-names><![CDATA[M.M.]]></given-names>
</name>
<name>
<surname><![CDATA[Kabovic]]></surname>
<given-names><![CDATA[A.V.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[Realization of the eleprotection equipment interface for working with PLC equipment using FPGA logic.]]></article-title>
<source><![CDATA[2012 20th Telecommunications Forum (TELFOR) Telecommunications Forum (TELFOR)]]></source>
<year>2012</year>
<volume>1</volume>
<page-range>525-8</page-range></nlm-citation>
</ref>
<ref id="B12">
<nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Subbaraman]]></surname>
<given-names><![CDATA[S.]]></given-names>
</name>
<name>
<surname><![CDATA[Patil]]></surname>
<given-names><![CDATA[M.]]></given-names>
</name>
<name>
<surname><![CDATA[Nilkund]]></surname>
<given-names><![CDATA[P.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[Novel integrated development environment for implementing PLC on FPGA by converting ladder diagram to synthesizable VHDL code.]]></article-title>
<source><![CDATA[2010 11th International Conference on Control Automation Robotics &amp; Vision]]></source>
<year>2010</year>
<volume>1</volume>
<page-range>1791-5</page-range></nlm-citation>
</ref>
<ref id="B13">
<nlm-citation citation-type="">
<collab>Xilinx</collab>
<source><![CDATA[Xilinx Artix-7 FPGAs. A new performance standard for power-limited, cost-sensitive markets.]]></source>
<year>2015</year>
</nlm-citation>
</ref>
<ref id="B14">
<nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Yoo]]></surname>
<given-names><![CDATA[J.]]></given-names>
</name>
<name>
<surname><![CDATA[Lee]]></surname>
<given-names><![CDATA[J.H.]]></given-names>
</name>
<name>
<surname><![CDATA[Lee]]></surname>
<given-names><![CDATA[J.S.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[A research on seamless platform change of reactor protection system from PLC to FPGA.]]></article-title>
<source><![CDATA[Nuclear Engineering and Technology]]></source>
<year>2013</year>
<volume>45</volume>
<numero>4</numero>
<issue>4</issue>
<page-range>477-488.</page-range></nlm-citation>
</ref>
</ref-list>
</back>
</article>
